
AEC - Q102 - Rev -March 15, 2017

# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR DISCRETE OPTOELECTRONIC SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS



联系方式:xuyj@beice-sh.com 1391716567

**Component Technical Committee** 

## TABLE OF CONTENTS

## AEC-Q102 Failure Mechanism Based Stress Test Qualification for Discrete Optoelectronic Semiconductors in Automotive Applications

- Appendix 1: Definition of a Qualification Family
- Appendix 2: AEC-Q102 Certification of Design, Construction and Qualification
- Appendix 3: AEC-Q102 Qualification Test Plan
- Appendix 4: Data Presentation Format
- Appendix 5: Minimum Parametric Test Requirements and Failure Criteria
- Appendix 6: Destructive Physical Analysis (DPA)
- Appendix 7: Guideline on Relationship of Robustness Validation to AEC-Q102
- Appendix 7a: Reliability Validation for LEDs

**Component Technical Committee** 

#### Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Council would especially like to recognize the following significant contributors to the revision of this document: (in alphabetical order)

#### Sustaining Members:

Hadi Mehrooz John Timms Mark A. Kelly Alfred Zhang Uwe Berger **[Q102 Team Leader]** Ludger Kappius Martin Rode Ken Kirby

#### **Technical Members:**

Werner Kanert Bob Knoell Martin Gärtner

#### Other Contributors:

Olaf Wetzstein Serge Rudaz Hiroaki Kuroda Saori Mitsuhashi Continental Corporation Continental Corporation Delphi Corporation Delphi Corporation Hella Hella Hella Visteon Corporation

Infineon NXP Semiconductors Vishay

Automotive Lighting Lumileds Nichia Nichia

Component Technical Committee

#### NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A. All rights reserved

Copyright © 2017 by the Sustaining Members of the Automotive Electronics Council. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval from the AEC Component Technical Committee.

联系方式:xuyj@beice-sh.com 1391716567

**Component Technical Committee** 

## FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR DISCRETE OPTOELECTRONIC SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS

Unless otherwise stated herein, the date of implementation of this standard for new qualifications and re-qualifications is as of the publish date above.

#### 1. SCOPE

This document defines the minimum stress test driven qualification requirements and references test conditions for qualification of discrete optoelectronic semiconductors (e.g., light emitting diodes, photodiodes, laser components (see Figure 1)) in all exterior and interior automotive application. It combines state of the art qualification testing, documented in various norms (e.g., JEDEC, IEC, MIL-STD) and manufacturer qualification standards.

For the qualification of parts using optoelectronic functions together with other components (e.g., multichip modules with sensors and integrated signal processing, solid state relays, LEDs mounted on boards with additional mechanical connectors, etc.), it is mandatory to combine tests defined in this specification with further tests described in other adequate (AEC) norms.

This document does not relieve the supplier of their responsibility to meet their own company's internal qualification program. Additionally, this document does not relieve the supplier from meeting any user requirements outside the scope of this document. In this document, "user" is defined as any company developing or using a discrete optoelectronic semiconductor part in production. The user is responsible to confirm and validate all qualification and assessment data that substantiates conformance to this document.




Figure 1: Examples of Laser Components

**Note:** The term "laser component" within this norm includes an assembled singular pure laser die as well as an assembled combination of laser die, collimator, and converter.

#### 1.1 Purpose

The purpose of this specification is to determine that a device is capable of passing the specified stress tests and thus can be expected to give a certain level of quality / reliability in the application.

#### 1.2 Reference Documents

Current revision of the referenced documents will be in effect at the date of agreement to the qualification plan. Subsequent qualification plans will automatically use updated revisions of these referenced documents.

**Component Technical Committee** 

#### 1.2.1 Automotive

AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q005 Pb-Free Test Requirements SAE/USCAR-33 Specification for testing LED Modules The following documents from AEC-Q101 are respectively valid also for qualification of discrete optoelectronic semiconductors according to AEC-Q102: AEC-Q101-001: Electrostatic Discharge Test - Human Body Model

AEC-Q101-003: Wire Bond Shear Test

AEC-Q101-005: Electrostatic Discharge Test – Charged Device Model

#### 1.2.2 Industrial

JEDEC JESD-22 Reliability Test Methods for Packaged Devices J-STD-002 Solderability Tests for Component Leads, Terminations, Lugs, Terminals and Wires. J-STD-020 Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices JESD51-50 Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip Single- and Multi-PN Junction Light-Emitting Diodes (LEDs) JESD51-51 Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impedance of Light-Emitting Diodes with Exposed Cooling JESD51-52 Guidelines for Combining CIE 127-2007 Total Flux Measurements with Thermal Measurements of LEDs with Exposed Cooling Surface ANSI/ESDA/JEDEC JS-001 Human Body Model (HBM) - Component Level IEC 600068-2-43 Hydrogen sulphide test for contacts and connections IEC 600068-2-60 Flowing mixed gas corrosion test

#### 1.2.3 Military

MIL-STD-750-1 Environmental Test Methods for Semiconductor Devices MIL-STD-750-2 Mechanical Test Methods for Semiconductor Devices

#### 1.2.4 Other

QS-9000 ISO-TS-16949

#### 1.3 Definitions

#### 1.3.1 AEC-Q102 Qualification

Successful completion and documentation of the test results from requirements outlined in this document allows the supplier to claim that the part is "AEC-Q102 qualified". The supplier, in agreement with the user, can perform qualification at sample sizes and conditions less stringent than what this document requires. However, that part cannot be considered "AEC-Q102 qualified" until such time that the unfulfilled requirements have been successfully completed.

For ESD, it is highly recommended that the passing voltage be specified in the supplier datasheet with a footnote on any pin exceptions. This will allow suppliers to state, for example, "AEC-Q102 qualified to ESD H1B", implying that supplier passes all AEC tests except the ESD level. Note that there are no "certifications" for AEC-Q102 qualification and there is no certification board run by AEC to qualify parts.

The minimum temperature range for discrete optoelectronic semiconductors per this specification shall be -40°C up to the maximum operating temperature defined in the part specification.

**Component Technical Committee** 

#### 1.3.2 Approval for Use in an Application

"Approval" is defined as user approval for use of a part in their application. The user's method of approval is beyond the scope of this document.

#### 1.3.3 Terminology

In this document, "part" refers to the same entity as would "device" or "component" that is a singulated light emitting diode, photo diode, photo transistor, etc., that can be designed in various ways, sometimes using an integrated protection device for electrostatic discharge (e.g., ESD-diode).

#### 2. GENERAL REQUIREMENTS

#### 2.1 Precedence of Requirements

In the event of conflict in the requirements of this specification and those of any other documents, the following order of precedence applies:

- a. The purchase order
- b. The individual agreed upon part specification
- c. This document
- d. The reference documents in Section 1.2 of this document
- e. The supplier's data sheet

For the part to be considered qualified per this specification, the purchase order and/or individual part specification cannot waive or detract from the requirements of this document.

#### 2.2 The Use of Generic Data to Satisfy Qualification and Re-qualification Requirements

The use of generic (family) data to simplify the qualification/re-qualification process is encouraged. To be considered, the generic data must be based on the following criteria:

- a. Part qualification requirements listed in Table 2.
- b. Matrix of specific requirements associated with each characteristic of the part and manufacturing process as shown in Table 3a-c.
- c. Definition of family guidelines established in Appendix 1.
- d. Represent a random sample of the normal population.

Appendix 1 defines the criteria by which parts are grouped into a qualification family for the purpose of considering the data from all family members to be equal and generically acceptable to the qualification of the part in question.

With proper attention to these qualification family guidelines, information applicable to other parts in the family can be accumulated. This information can be used to demonstrate generic reliability of a part family and minimize the need for part-specific qualification test programs. This can be achieved through qualification of a range of parts representing the "four corners" of the qualification family (e.g., highest/lowest current, minimum/maximum amount of dies, etc.). Sources of generic data should come from supplier-certified test labs, and can include internal supplier's qualifications, user-specific qualifications and supplier's in-process monitors. The generic data to be submitted must meet or exceed the test conditions, sample size and number of lots specified in Table 2.

Table 1 provides guidelines showing how the available part test data may be applied to reducing the number of lots required for qualification. Electrical characterization to the individual user part

Component Technical Committee

specification must be performed for each part submission, generic characterization data is not allowed. Whenever appropriate generic data can be used, the supplier has to give a rationale to the user(s). The user(s) will be the final authority on the acceptance of generic data in lieu of specific part test data.

Part Information	Lot Requirements for Qualification
New part, no applicable generic data.	Lot and sample size requirements per Table 2.
A part in a family is qualified. The part to be qualified is less complex and meets the Family Qualification Definition per Appendix 1.	Only part specific tests as defined in Section 4.2 are required. Lot and sample size requirements per Table 2 for the required tests.
A new part that has some applicable generic data.	Review Appendix 1 to determine required tests from Table 2. Lot and sample sizes per Table 2 for the required tests.
Part process change.	Review Tables 3a-c to determine which tests from Table 2 should be considered. Lot and sample sizes per Table 2 for the required tests.
Qualification/Requalification involving multiple sites or families	Refer to Appendix 1, Section 3.

### Table 1: Part Qualification/Re-qualification Lot Requirements

Table 2 defines a set of qualification tests that must be considered for both new part qualifications and re-qualification associated with a design or process change.

Tables 3a-c define a matrix of appropriate qualification tests that must be considered for any changes proposed for the part. Tables 3a-c are the same for both new processes and requalification associated with a process change. This table is a superset of tests that the supplier and user should use as a baseline for discussion of tests that are required for the qualification/requalification in question. It is the supplier's responsibility to present and document rationale for why any of the highlighted tests need not be performed.

#### 2.3 Test Samples

2.3.1 Lot Requirements

Lot requirements are designated in Table 2, herein.

#### 2.3.2 Production Requirements

All qualification parts shall be produced on tooling and processes at the manufacturing site that will be used to support part deliveries at projected production volumes.

**Component Technical Committee** 

#### 2.3.3 Reusability of Test Samples

Parts that have been used for nondestructive qualification tests may be used to populate other qualification tests. Parts that have been used for destructive qualification tests may not be used any further except for engineering analysis.


#### 2.3.4 Sample Size Requirements

Sample sizes used for qualification testing and/or generic data submission must be consistent with the specified minimum sample sizes and acceptance criteria in Table 2. If the supplier elects to submit generic data for qualification/requalification, the specific test conditions and results must be reported. Existing applicable generic data should first be used to satisfy these requirements and those of Section 2.2 for each test requirement in Table 2. Part specific qualification testing should be performed if the generic data does not satisfy these requirements.

The supplier must perform any combination of the specific part to be qualified and/or an acceptable generic part(s) that totals a minimum of pieces as defined in Table 2.

#### 2.3.5 Time Limit for Acceptance of Generic Data

There are no time limits for the acceptability of generic data as long as the appropriate reliability data is submitted to the user for evaluation. Use the diagram below for appropriate sources of reliability data that can be used. This data must come from the specific part or a part in the same qualification family, as defined in Appendix 1. Potential sources of data could include any customer specific data (withhold customer name), process change qualification, and periodic reliability monitor data (see Figure 2).



#### Figure 2: Generic Data Time Line

联系方式:xuyj@bpage\_5hof 049 1391716567

**Component Technical Committee** 

#### 2.3.6 Assembly on Test Boards

If the parts have to be mounted on test boards, the supplier shall make an appropriate choice of process and materials, which shall be documented in the test report.

It is recommended to prove the quality of the interconnection by adequate methods (e.g., X-ray, Rth measurement, Vf measurement, etc.) prior to stress testing.

#### 2.3.7 Pre- and Post-Stress Test Requirements

Electrical and optical parameters as defined in Appendix 5 have to be measured before and after the stress testing at the nominal test conditions as mentioned in the appropriate part specification. For LEDs and laser components the forward voltage has to be measured also at the minimum (or lower) and maximum specified drive current. If no minimum drive current is specified, 10% of the nominal current should be chosen.

All pre- and post-stress test parts must be tested to the electrical characteristics defined in the individual user part detail specification at room temperature.

In addition, a simple functioning/no functioning test (e.g., LEDs: light/no light) at minimum and maximum allowed temperature according to the manufacturer datasheet is mandatory for certain stress tests (see Table 2 – Additional Requirements). Alternatively, a failure detection during stress testing is possible.

#### 2.4 Definition of Test Failure after Stressing

Test failures are defined as devices exhibiting any of the following criteria:

- a. Parts not meeting the electrical and optical test limits defined in the first user's part specification or appropriate supplier generic part specification. Minimum test parametric requirements shall be as specified in Appendix 5.
- b. Parts not remaining within ± x% (as defined in Appendix 5) of the initial reading of each test after completion of environmental testing. Parts exceeding these requirements must be justified by the supplier and approved by the user. For leakages below 100nA, tester accuracy may prevent a post stress analysis to initial reading.
- c. Any part exhibiting physical damage attributable to the environmental test (migration, corrosion, mechanical damage, delamination, other). Note that some physical damage may mutually be agreed by supplier and customer as only cosmetic defect with no effect on the qualification result.

If the cause of failure is agreed (by the manufacturer and the user) to be due to mishandling, interconnect to the test board, ESD or some other cause unrelated to the test conditions, the failure shall be discounted, but reported as part of the data submission.

#### 2.5 Criteria for Passing Qualification/Re-qualification

Passing all appropriate qualification tests specified in Table 2, either by performing the tests (acceptance of zero failures using the specified minimum sample size) on the specific part or demonstrating acceptable family generic data (using the family definition guidelines defined in Appendix 1 and the total required lot and sample size), qualifies the part per this document.

**Component Technical Committee** 


Parts that have failed the acceptance criteria of tests required by this document require the supplier to satisfactorily determine root cause and corrective action to assure the user that the failure mechanism is understood and contained. The part shall not be considered as passing stress-test qualification until the root cause of the failure is determined and the corrective and preventive actions are confirmed to be effective. New samples or data may be requested to verify the corrective action. If generic data contains any failures, the data is not usable as generic data unless the supplier has documented corrective action or containment for the failure condition.

Any unique reliability tests or conditions requested by the user and not specified in this document shall be agreed upon between the supplier and user requesting the test, and will not preclude a device from passing stress-test qualification as defined by this document.

#### 2.6 Alternative Testing Requirements

Any deviation from the test requirements and conditions listed in Table 2 are beyond the scope of this document. Deviations (e.g., accelerated test methods) must be demonstrated to the AEC for consideration and inclusion into future revisions of this document.

See Appendix 7: Guideline on Relationship of Robustness Validation to AEC-Q102 for more information.



### 2.7 Temperature Measuring Position

Figure 3: Definition of  $T_{ambient}$ ,  $T_{solder}$ ,  $T_{case}$  and  $T_{junction}$ . For different LED designs, the definition of the measuring points must be done respectively.

For SMD parts,  $T_{solder}$  is defined as the temperature measured at the hottest solder connection between the part and the board used for assembly. For some parts types like "Chip on Board LED" or leaded laser components, other assembly methods like screwing or clinching are used. In this case,  $T_{solder}$  can be replaced by  $T_{case}$  measured at an appropriate position of the part. Supplier has to define and provide the used definition.

## 联系方式:xuyi@bpage 7hof 49 1391716567

**Component Technical Committee** 

#### 3. QUALIFICATION AND REQUALIFICATION

#### 3.1 Qualification of a New Part

Stress test requirements and corresponding test conditions for a new part qualification are listed in Table 2. For each qualification, the supplier must present data for ALL of these tests (see Appendix 4), whether it is stress test results on the specific part or acceptable generic family data. A review is to be made of other parts in the same generic family to ensure that there are no common failure mechanisms in that family. Justification for the use of generic data, whenever it is used, must be demonstrated by the supplier and approved by the user. For each part qualification, the supplier must also present a Certificate of Design, Construction and Qualification to the requesting user. See Appendix 2.

#### 3.2 Re-qualification of a Changed Part

Re-qualification of a part is required when the supplier makes a change to the product and/or process that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the part (see Tables 3a-c for guidelines).

#### 3.2.1 Process Change Notification

The supplier will meet mutually agreed upon requirements for product/process changes.

#### 3.2.2 Changes Requiring Re-qualification

As a minimum, any change to the product, as defined above, requires performing the applicable tests listed in Table 2, using Tables 3a-c to determine the re-qualification test plan. Tables 3a-c should be used as a guide for determining which tests need to be performed or whether equivalent generic data can be submitted for the test(s).

#### 3.2.3 Criteria for Passing Requalification

All requalification failures shall be analyzed for root cause, with corrective and preventive actions established as required. The part and/or qualification family may be granted "qualification status" if, as a minimum, proper containment is demonstrated and approved by the user, until corrective and preventative actions are in place.

#### 3.2.4 User Approval

A change may not affect a part's specification, but may affect its performance in an application. Individual user authorization of a process change shall be based on a contract between supplier and user, and is outside the scope of this document.

#### 3.3 Qualification Test Plan

The supplier is requested to initiate a discussion with each user (as needed) resulting in completion of a signed Qualification Test Plan agreement as soon as possible after supplier selection for new parts, and at the time of notification (see Section 3.2.2) prior to process changes. The Qualification Test Plan, as defined in Appendix 3, shall be used to provide a consistent method of documentation supporting what testing will be performed as required by Tables 2 & 3a-c.

**Component Technical Committee** 

#### 4 QUALIFICATION TESTS

#### 4.1 General Tests

Test details are given in Table 2. Not all tests apply to all parts. For example, certain tests apply only to uncasted parts. The applicable tests for the particular part type are indicated in the "Note" column and the "Additional Requirements" column of Table 2. The "Additional Requirements" column of Table 2 also serves to highlight test requirements that supersede those described in the referenced test. Any unique qualification tests or conditions requested by the user and not specified in this document shall be negotiated between the supplier and user requesting the test.

#### 4.2 Part Specific Tests

The following tests must be performed on the specific part (i.e., family data is not allowed for these tests):

- a. Electrostatic Discharge Characterization (Table 2, Test #10a & b)
- b. Parametric Verification (Table 2, Test #4) The supplier must demonstrate that the part is capable of meeting parametric limits detailed in the individual user part specification.

#### 4.3 Data Submission Format

A data summary shall be submitted as defined in Appendix 4. Raw data with a graphical presentation shall be submitted to the individual user upon request. All data and documents (e.g., justification for non-performed tests, etc.) shall be maintained by the supplier in accordance with QS-9000 and/or TS-16949 requirements.

#### 4.4 Requirements for Testing Pb-free Components

The supplier shall follow the requirements of AEC-Q005 Pb-Free Test Requirements for all parts whose plating material on the leads/terminations contains <1000ppm by weight of lead (Pb).

[					T	ABLE 2 -	QUALIFIC	CATION TEST DEFIN	ITIONS
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
	1	Pre- and Post- Stress Electrical and Photometric Test	TEST	N, G	All qualificat tested pe requiremen appropriat specifica	er the ts of the te part	o	User specification or supplier's standard specification	Test is performed as specified in the applicable stress reference. See also Section 2.3.7.
	2	Pre-conditioning	PC	G, S	SMD qualit parts at leas Test #6, #7	st before	0		Performed on surface mount parts (SMDs) at least prior to Test #6, #7 & #8. Where applicable, preconditioning level and Peak Reflow Temperature must be reported when preconditioning and/or MSL is performed. Any replacement of parts must be reported. <b>TEST before and after PC.</b>
sh	3 .CO	External Visual n 139171656	EV	N, G	All qualificat submitted for except DPA	or testing	0	JEDEC JESD22-B101	Inspect part construction, marking and workmanship.
		Parametric Verification	PV	N	25	3 Note A	0	Individual AEC user specification	Test all parameters according to user specification over the part temperature range to insure specification compliance.
	5a	High Temperature Operating Life HTOL	HTOL1	D, G, X, Y	26	3 Note B	0	JEDEC JESD22-A108	<b>Only for LED and Laser Component.</b> Duration 1000 h at maximum specified T <sub>solder</sub> . Choose corresponding drive current according to derating curve to achieve max Tj defined in the part specification. Test 5a is equivalent to 5b if no derating. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs". <b>TEST before and after HTOL1.</b>
	5b	High Temperature Operating Life HTOL	HTOL2	D, G, X, Y	26	3 Note B	0	JEDEC JESD22-A108	<b>Only for LED and Laser Component</b> Duration 1000 h at maximum specified drive current. Choose corresponding T <sub>solder</sub> according to derating curve to achieve max Tj defined in the part specification. Test 5b is equivalent to 5a if no derating. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs". <b>TEST before and after HTOL2.</b>

					TABLE 2	- QUALI	FICATION	TEST DEFINITIONS	(CONTINUED)
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
	50	High Temperature Reverse Bias	HTRB	D, G, Z	26	3 Note B	0	JEDEC JESD22-A108	<ul> <li>Only for Photodiodes and Phototransistors.</li> <li>Duration 1000 h at maximum specified T<sub>solder</sub></li> <li>Operated with continuous reverse bias</li> <li>Photodiodes: Vr = maximum rated reverse voltage defined in part specification:</li> <li>Phototransistors: Vce = maximum rated collector emitter voltage defined in part specification.</li> <li>No light exposure.</li> <li>TEST before and after HTRB.</li> </ul>
sh.	6a	Wet High Temperature Operating Life 56	WHTOL 7 <sup>1</sup>	D, G, X, Y	26	3 Note B	0	JEDEC JESD22-A101	Only for LED and Laser Component. PC before WHTOL1. Duration 1000 h at $T_{solder} = 85 \ ^{\circ}C / 85\%$ RH with drive current according to derating curve to achieve max Tj defined in the part specification. Operated with power cycle 30 min on / 30 min off. TEST before and after WHTOL1. DPA after WHTOL1.
	6b	Wet High Temperature Operating Life	WHTOL	D, G, X, Y	26	3 Note B	0	JEDEC JESD22-A101	Only for LED and Laser Component PC before WHTOL2 Duration 1000 h at $T_{solder} = 85 \ ^{\circ}C / 85\%$ RH with minimum drive current according to part specification. If no minimum rated drive current is specified, a drive current shall be chosen not to exceed a rise of 3 K for $T_{junction}$ . TEST before and after WHTOL2. DPA after WHTOL2.
	6c	High Humidity High Temperature Reverse Bias	H³TRB	D, G, Z	26	3 Note B	0	JEDEC JESD22-A101	Only for Photodiodes and Phototransistors.PC before H³TRB.Duration 1000 h at T <sub>solder</sub> = 85 °C 85% RH operated with continues reverse bias: Photodiodes: Vr = 0.8x maximum rated reverse voltage defined in part specification: Phototransistors: Vce = 0.8x maximum rated collector emitter voltage defined in part specification: Maximum specified power dissipation according to derating curve. No light exposure.TEST before and after H³TRB. DPA after H³TRB.

					TABLE 2	- QUALI	FICATION	TEST DEFINITIONS	(CONTINUED)
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
-sh.	8a	Temperature Cycling m 139171656	TC	D, G	26	3 Note B	0	JEDEC JESD22-A104	PC before TC. Duration 1000 cycles. Minimum soak & dwell time 15 min. Minimum temperature as specified in part specification. Choose TC condition exceeding or equal to the operating temperature according to the appropriate part specification: TC condition 1: $max T_{solder} = 85 \ ^{\circ}C$ TC condition 2: $max T_{solder} = 100 \ ^{\circ}C$ TC condition 3: $max T_{solder} = 110 \ ^{\circ}C$ TC condition 4: $max T_{solder} = 125 \ ^{\circ}C$ TC condition and transfer time shall be mentioned in the test report. It is recommended to decapsulate the part after TC and perform WBP if applicable. Report data. The supplier has to provide explanation in case that WBP cannot be performed. <b>TEST before and after TC.</b>
		Power Temperature Cycling	PTC	D, G, X, Y	26	3 Note B	0	JEDEC JESD22-A105	Only for LED and Laser Component. PC before PTC. Duration 1000 temperature cycles with drive current according to derating curve to achieve max Tj specified in part specification. Operated with power cycle 5 min on / 5 min off. Minimum temperature as specified in part specification. For maximum temperature choose: PTC condition 1: $max T_{solder} = 85 \ ^{\circ}C$ PTC condition 2: $max T_{solder} = 105 \ ^{\circ}C$ PTC condition 3: $max T_{solder} = 125 \ ^{\circ}C$ PTC condition should be chosen closest to the operating temperature range within the appropriate part specification. PTC condition shall be mentioned in the test report. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs". <b>TEST before and after PTC. DPA after PTC.</b>

					TABLE 2	- QUALI	FICATION	TEST DEFINITIONS	(CONTINUED)
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
	×n I	Intermittent Operational Life	IOL	D, G, Z	26	3 Note B	0	MIL-STD-750-1 Method 1037	$\begin{array}{l} \textbf{Only for Photodiodes and Phototransistors.} \\ \textbf{Only to be performed if enough power can be generated to achieve $\Delta T_J $\geq 60 \ensuremath{^\circ}C.$ \\ $T_{ambient} = 25 \ensuremath{^\circ}C.$ Parts powered but not to exceed absolute maximum ratings. Number of cycles required: 60000/(x+y) with: $$x = the minimum amount of minutes it takes for the part to reach the required $\Delta T_J$ from ambient temperature. $$y = the minimum amount of minutes it takes for the part to cool to ambient temperature from required $\Delta T_J$. $$TEST before and after IOL. DPA after IOL. $$$$
sh.	9	Low Temperature Operating Life	7LTOL	D, G, X	26	3 Note B	0	JEDEC JESD22-A108	<b>Only for Laser Component.</b> Duration 1000 h at T <sub>solder</sub> = min. with maximum drive current according to derating curve defined in the part specification. Operated with power cycle 30 min on / 30 min off.
	10a	Electrostatic Discharge Human Body Model	нвм	D	10	3	0	ANSI/ESDA/JEDEC JS-001	TEST before and after HBM.
	10b	Electrostatic Discharge Charged Device Model	СДМ	D, 1	10	3	0	AEC Q101-005	CDM may not be applicable for some packages. For more details, see Note 1. TEST before and after CDM.
		Destructive Physical Analysis	DPA	D, G	2 (for each test)	1 Note B	0	Appendix 6	Random sample of parts that have successfully completed PTC/IOL, WHTOL/H <sup>3</sup> TRB, H2S, and FMG. (2 samples each)
	1.7	Physical Dimension	PD	N, G	10	3	0	JEDEC JESD22-B100	Verify physical dimensions to the applicable user part packaging specification for dimensions and tolerances.
	13	Terminal Strength	TS	D, G, L	10	3	0	MIL-STD-750-2 Method 2036	Evaluate lead integrity of leaded parts only.

				TABLE 2	- QUALI	FICATION	TEST DEFINITIONS	(CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS		TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
14	Constant Acceleration	СА	D, G, U, X (seq1)	10	3 Note B	0	MIL-STD-750-2 Method 2006	Only for Laser Component. Y1 plane only, 15000 g-force. TEST before and after CA.
15	Vibration Variable Frequency	VVF	D, G, U (seq2)	Items 14 threat are sequent (seq1 to s	ial tests	0	JEDEC JESD22-B103	Use a constant displacement of 1.5 mm (double amplitude) over the range of 20 Hz to 100Hz and a 200 m/s <sup>2</sup> constant peak acceleration over the range of 100 Hz to 2 kHz. <b>TEST before and after VVF.</b>
16	Mechanical Shock	MS	D, G, U (seq3)	for uncas packag	sted	0	JEDEC JESD22-B104	1500 g's for 0.5 ms, 5 blows, 3 orientations. <b>TEST before and after MS.</b>
	Hermeticity	HER	D, G, H, X (seq4)	(See Note U	and H)	0	JEDEC JESD22-A109	<b>Only for Laser Component.</b> Fine and Gross leak test per individual user specification.
18 A	Resistance to Solder Heat	RSH (-reflow)	D, G	10	3	0	Lead containing devices: JEDEC JESD22-A113 J-STD-020 Lead (Pb)-free devices: AEC-Q005	Only applicable if the supplier declared the part to be solderable by reflow soldering. Reflow soldering 3 times at peak reflow temperature, defined in J-STD-020. <b>TEST before and after RSH.</b>
18b	Resistance to Solder Heat	RSH (-wave)	D, G	10	3	0	Lead containing devices: JESD22-B106 Lead (Pb)-free devices: AEC-Q005	Only applicable if the supplier declared the part to be solderable by wave soldering. TEST before and after RSH.

					TABLE 2	- QUALI	FICATION	TEST DEFINITIONS	(CONTINUED)
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
	19	Solderability	SD	D, G	10	3 Note B	0	Lead containing devices: JEDEC J-STD-002 JESD22-B102 Lead (Pb)-free devices: AEC-Q005	Magnification 50x. Reference solder conditions in Table 2A. Apply test method A for through-hole, or both test methods B and D for SMD.
sh	20	Pulsed Operating Life	PLT	D, G, X, Y	26	3	0	JEDEC JESD22-A108	Only for LED and Laser. Duration 1000 h at $T_{solder} = 55 \ ^{\circ}C$ . Operated with pulse width 100 µs and duty cycle 3%. Maximum pulse height according to part's specification. TEST before and after PLT.
	21	Dew	DEW	D, G	26	3	0	JEDEC JESD22-A100	T cycling 30-65 °C with dwell time at 65 °C between 4-8 h, transition time between 2-4 h; RH = 90-98%. Duration 1008 h with minimum drive current according to part specification. If no minimum rated drive current is specified, a drive current shall be chosen not to exceed a rise of 3 K for $T_{junction}$ . <b>TEST before and after DEW.</b>
		Hydrogen Sulphide	H2S	D, G	26	3	0	IEC 60068-2-43	Duration 336 h at 40 $^{\circ}$ C and 90% RH. H₂S concentration: 15 x 10 <sup>-6</sup> TEST before and after H2S. DPA after H2S.
		Flowing Mixed Gas	FMG	D, G	26	3	0	IEC 60068-2-60 Test method 4	<b>Duration</b> 500 h at 25 °C and 75% RH. $H_2S$ concentration: 10 x 10 <sup>-9</sup> $SO_2$ concentration: 200 x 10 <sup>-9</sup> $NO_2$ concentration: 200 x 10 <sup>-9</sup> $CI_2$ concentration: 10 x 10 <sup>-9</sup> <b>TEST before and after FMG. DPA after FMG.</b>

[				TABLE 2		FICATION	TEST DEFINITIONS	(CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT	NUMBER		TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
24	Thermal Resistance	TR	D, G, X, Y	10 each, pre- & post- change	1	0	JEDEC JESD51-50 JESD51-51 JESD51-52	Measure thermal resistance according to JESD51-50, JESD51-51, and JESD51-52 to assure specification compliance.
25	Wire Bond Pull	WBP	D, G, W, E	10 bonds from min of 5 parts	3	0	MIL-STD-750-2 Method 2037	Pre- & Post-process change comparison to evaluate process change robustness. Data may be provided within PPAP ( $C_{pk} > 1.67$ ).
26	Wire Bond Shear	WBS	D, G, W, E	10 bonds from min of 5 parts	3	0	AEC Q101-003	Pre- & Post-process change comparison to evaluate process change robustness. Data may be provided within PPAP ( $C_{pk} > 1.67$ ).
27	Die Shear 17165	57 DS	D, G	5	3	0	MIL-STD-750-2 Method 2017	Pre- & Post-process change comparison to evaluate process change robustness. Data may be provided within PPAP ( $C_{pk} > 1.67$ ).
28	Whisker Growth	WG	G	see test method	<u>see test</u> method	<u>see test</u> <u>method</u>	AEC-Q005	<b>Only for parts with Sn-based lead finishes.</b> Test to be done on a family basis (plating metallization, lead configuration).



**Component Technical Committee** 

#### **LEGEND FOR TABLE 2**

#### Notes:

- A For parametric verification data, sometimes circumstances may necessitate the acceptance of only one lot by the user. Should a subsequent user decide to use a previous user's qualification approval, it will be the subsequent user's responsibility to verify an acceptable number of lots were used.
- B Where generic (family) data is provided in lieu of component specific data, 3 lots are required.
- D Destructive test, parts are not to be reused for qualification or production.
- E Ensure that each size wire is represented in the sample size.
- G Generic data allowed. See Section 2.2.
- L Required for leaded parts only.
- N Nondestructive test, parts can be used to populate other tests or they can be used for production.
- P Only for parts with Sn-based lead finishes.
- S Required for surface mount parts only.
- U Required only for uncasted parts. Items #14 through #17 are performed as a sequential test to evaluate mechanical integrity of packages containing internal cavities. Number in parentheses below notes indicates sequence.
- H Required for hermetic packaged parts only. Items #14 through #17 are performed as a sequential test to evaluate mechanical integrity of packages containing internal cavities. Number in parentheses below notes indicates sequence.

### W Required only for parts using internal wire bonds.

- X Required only for Laser components.
- Y Required only for LED.
- Z Required only for Photodiodes and Phototransistors.
- 1 Small package consideration for CDM testing:

CDM testing of small packages is very challenging. The vacuum used to hold the package in place during testing is not effective when the package is under a few square millimeters. (The same may apply for round shape parts.) The capacitance between the device under test and the field plate is also very small, which results in very fast CDM current pulses. These pulses have non-negligible peak currents, but have very fast rise times and very narrow pulse widths, making the pulses impossible to measure with standard 1 GHz measurement systems. Additionally, the total charge within the pulses is so small that CDM failures of semiconductors in very small packages have seldom been seen. For these reasons, the testing of very small packages is often not performed (as agreed between supplier and customer) due to the difficulty of testing and the very low chance of failure. Any device or package that could not be completely CDM stressed due to package size shall be recorded.

**Component Technical Committee** 

Type	Test	Solder	Steam Age	Exception for
Туре	Method	Temperature	Category	Dry Heat
Leaded Through-Hole	A	235°C	3	
SMD Standard Process	В	235°C	3	
SMD Low Temperature Solder	В	215°C		4hrs @ 155ºC
	В	2150		(in lieu of steam age)
SMD Dissolution of Metals test	D	260°C	3	

### Table 2A: Solderability Requirements (Test #19) for SnPb Plated Terminations

\* Note: Refer to AEC-Q005 Pb-Free Test Requirements for solderability requirements of Pb-free terminated parts.

eice-sh.com 1391716567

Page 18 of 49

Component Technical Committee

### Tables 3a-c: Process Change Guidelines for the Selection of Tests

Tables 3a-c are based on the ZVEI "Guideline for Customer Notifications of Product and/or Process Changes (PCN) of Electronic Components specified for Automotive Applications" (DeQuMa), combined with Table 2 of this AEC-Q102 document.

Destructive Physical Analysis (see Appendix 6) has to be done after PTC/IOL, WHTOL / H<sup>3</sup>TRB, H2S, and FMG.

Note: A letter or "•" indicates that performance of that stress test should be considered for the appropriate process change.

#### **LEGEND FOR TABLES 3a-c**

- A Not applicable for Ag plated devices (Ag intended to fail for this test)
- B Only if bond area/wirebond is changed/affected
- C Only if dopant/implantation material is changed
- D Only if dimensions are changing
- E Only if min/max values are changing
- F Sequence change only
- H Non epoxy casted devices only
- J Only for chip technology using wafer bonding
- K Not applicable for Au plated devices
- L Only if leadframe/substrate dimensions are changed
- M Only if metal composition is changed including sequence
- N Only for glued chips
- O Only if process is changing
- P Only if material properties are changed
- Q Only if glue components are changing
- R Only if marking technology changes
- S Only if floor life is affected
- T Only if board reliability is affected
- U Only if underfill is affected
- V Only for non-hermetic devices
- W Only if risk of corrosion is increasing
- Y Only for layer technology
- Z Only if conversion technology changes
- 1 Only if data sheet parameters are affected
- 2 Only if outer dimensions are critical
- 3 Only for leaded parts
- 4 Only for hermetic parts

联系方式:xuyi@beige-19 of 49 1391716567

# Automotive Electronics Council -Component Technical Committee

T-1-1 0	5	6	-	0-	10	10	10	45	10	18	10	00	01	00			05	00	07				
Table 2 test number	ab	ab	7	8a	ab	12	13	15	16	ab	19	20	21	22	23	24	25	26	27	28			
Name of test	High Temperature Operating Life	Wet High temperatur Operating Life	Temperature Cycling	Power Temperature Cycling	ESD Characterization	Physical Dimensions	Terminal Strenght	Vibration Variable Frequency	Mechanical Shock	Resist. to Solder Heat	Solderability	Pulse Life Test	Dew Test	Hydrogen Sulphide	Flow Mixed Gas Corosion	Thermal Resistance	Wire Bond Strength	Wire Bond Shear	Die Shear	Leadfree	Thermal Shock (for Robustness Validation only)	Parameter-Analysis: Comparison of current with changed	
Type of change	НТОГ	WHTOL	TC	РТС	HBM/CDM	Da	TS	VVF	WS	RSH	SD	РЦТ	DEW	H2S	FMG	тв	WBP	WBS	SQ	Ŀ	TSK	PA	Remarks
	-		<b>—</b>			<u> </u>									<b>—</b>					<u> </u>			
Any change with impact on agreed upon contractual agreements																							
Any change with impact on technical interface or processability/manufacturabiliy of customer DATA SHEET			т							S,T													
Change of datasheet parameters/electrical specification (min./max./typ. values) and/or Pulse/DC specification	E	E	E		E					s		E				E						E	
Correction of data sheet																							
Specification of additional parameters																					1		Formalism since this is not a product change, any addtional information.
DESIGN Design changes in epitaxy.	•	•		•	•					-		•	н		-							•	
Design changes in routing/layout.	•	•	•	•						•		•	м	м	м		в	в	D,M		B, D,M	•	TR might be considered for complex die bond technologies
Die shrink	•	٠	٠	٠	٠					٠		٠		4		•	В	В	٠			٠	
LED package (except leadframe) Design of leadframe	•	•	•	•	•	•	3	V V	V V	•	T T		D	D	D	•	B	B B	D	2	•	•	
PROCESS - WAFER PRODUCTIO													7		2								
New / change of wafer substrate or carrier material	•	Ρ	Р	•	Ρ					٠		•	Р	Р	Р	•			٠		Ρ	•	
Wafer diameter	•	•			Р					•		•				•						•	
New final wafer thickness	•	Р	•	٠	Р					-		·				•	В	В	٠			•	
Change of electrically active doping/implantation element	•	С		С	٠							•				•						•	
Change of stacking	•	•	F	٠	٠				$\bigcirc$	X		٠	F									•	
New / change of metallization (specifically chip frontside)	•	•	•	•	M,B							•	М	М	М		•	•			в	•	
New / change of metallization (specifically chip backside) Change in process technique (e.g.	•	•	•	•	D,M					•		•	D,M	D,M	D,M	D,M			•		D,M	•	
significant process changes like lithography, etch, oxide deposition, die back surface preparation/backgrind,)					-1		3	,		G	)ualifi	catio	n effo	ort de	epend	ls on	type	of cł	nange	ə.			
Process Integrity: Tuning within specification																							
Change of material supplier with no impact on agreed specifications										C	Qualifi	catio	n effe	ort de	epenc	ls on	type	of cł	nange	э.			
Change of specified wafer process sequence (deletion and/or add. process step)								Qual	ificati	on e	ffort c	leper	nds o	n typ	e of	chan	ge. P	PAP	has	to be	e upda	ted.	
Change in die coating or	•	•	•	Ρ	Р								Р	Р	Р		Ρ	Р				•	
passivaton New wafer production location or transfer of wafer production to a different not previously released location/site/subcontractor	•	•	•		•					•		•				J	•	•	•			•	
Wafer diameter	•	•			Ρ					•		•				•						•	

## Table 3a: Process Change Guideline for LEDs

联系方式:xuyi@beice-ch of 49 1391716567

# Automotive Electronics Council -Component Technical Committee

Table 2 test number	5 ab	6 ab	7	8a	10 ab	12	13	15	16	18 ab	19	20	21	22	23	24	25	26	27	28			
Name of test					M					8	$\checkmark$												
Type of change	HTOL	WHTOI	5	РТС	HBM/CDM	æ	TS	VVF	WS	RSH	ß	PLT	DEW	H2S	FMG	тв	WBP	WBS	SQ	LF	TSK	PA	Remarks
BARE DIE DELIVERIES								-	1		07							_					
lew / change of front side netallization	•	•	•	•	M,B			>				•	•	٠	٠	•	•	•			•		
New / change of backside netallization	•	•	•	•	D,M					•		•	•	•	•	•			•		•		Customer application needs to be checked due to potential system voltage differences
Change of wafer setup or number of dies on wafer.				1		E.																	
New final wafer thickness	•	Ρ	•	•	Р	•				٠		•				٠	В	В	٠			•	
Change in coating or passivation	٠	•	٠	Р	Р					٠			Р	Ρ	Р		Ρ	Ρ				٠	
PROCESS - ASSEMBLY	1	1	<u> </u>	1			r		1	1		-				<u> </u>	-		_			1	Evaluation to provide in easy
Change of leadframe/carrier base naterial	Ρ	•	•				3			٠	•		А	А	А	P,1	•	•	•	Ρ			Explanation to provide in case H2S test is not applicable
Change of leadframe/carrier inishing material (internal)	Ρ	•	•	•						•	•		А	A	A	P,1	•	•	•				Considered H2S test for exterior applications. Explanation to provide in case H2S test is not applicable
Change of lead and heat slug Iating material/plating thickness external)	Ρ	к	•			1				•	•		А	А	А	P,1				к			Explanation to provide in case H2S test is not applicable
Bump Material / Metall System internal)	•	•	•	•						•			w	w	w	•			•		•		
Die attach material	•	•	•	•				N	N	•			N	Q	Q	•			•		N		
Change of bond wire material		P,D	•					D	D	•		•		P,D	P,D		•	•			D		Site audit for material change with impact on bond process (e.g. from Au to Cu)
Change in material for sub- components (excluding LED chip & LED package related items) with mpact on agreed specifications		1 -	1	Γ	1	1	1	1	-	C	Qualifi	icatio	on effo			ls on	type	of cł	5	e.			
Die Overcoat / Underfill	٠	Р	•	•	•	•		-	Р	•	-	•	•	Р	Р	U	-4		U	_	Р		
Change of mold compound/encapsulation/sealing naterial	•	•	-	•	-	D	3	D	D	•	т	Ρ	Р	Ρ	P	Р	K	2			Ρ		
Change of conversion material	•	•	Y	•				Υ	Y	•		Р	Р	P	Р	Ŷ					Y	•	
Change of direct supplier for converter material	•	•	Р	•				Р	Р	•		Р	Р	Р	Р	P					Р	•	
Change of converter process echnology	•	•	Y	•				Y	Y	•		z	z	z	z	Y					Y	•	
Change of product marking			0							Т	T		É.	$\vdash$									
Change in process technique (e.g. lie attach, molding, plating, trim & prm,)			-	1	1		<u> </u>					icatic	n eff	ort de	epenc	ls on	type	of ch	nange	э.			1
Process Integrity: Tuning within pecification									Ò		>												
Change of direct material supplier vith no impact on specification																							See change of material.
Change of specified-assembly rocess sequence		L		l							)ualifi	icatio	n eff	ort de	penc	ls on	type	of ch	nange				1
•																	.,						
additional or deletion of process tep)			er Qualification effort depends on type of change.																				
additional or deletion of process tep) lew assembly location or transfer f assembly to a different not reviously released										0													
additional or deletion of process tep) lew assembly location or transfer of assembly to a different not reviously released ocation/site/subcontractor				K			_	_							_	_							
additional or deletion of process step) New assembly location or transfer of assembly to a different not reviously released ocation/site/subcontractor PACKING/SHIPPING		Í	•						1														
additional or deletion of process step) New assembly location or transfer of assembly to a different not previously released ocation/site/subcontractor PACKING/SHIPPING nner Packing/shipping		ĺ			Р			_			т												
additional or deletion of process step) New assembly location or transfer of assembly to a different not oreviously released ocation/site/subcontractor <b>ACKING/SHIPPING</b> nner Packing/shipping specification change Duter Packing/shipping		Í			Р			F				-											
additional or deletion of process tep) New assembly location or transfer of assembly to a different not reviously released ocation/site/subcontractor <b>PACKING/SHIPPING</b> nner Packing/shipping specification change Duter Packing/shipping specification change					Р																		
Additional or deletion of process additional or deletion of process step) New assembly location or transfer of assembly to a different not oreviously released ocation/site/subcontractor PACKING/SHIPPING nner Packing/shipping specification change Duter Packing/shipping specification change Change of labelling Dry pack requirement change					P																		

## Table 3a: Process Change Guideline for LEDs (continued)

### AEC - Q102 - Rev -March 15, 2017

## Automotive Electronics Council – Component Technical Committee

Table 3a: Process Change Guideline for LEDs (continued)																							
Table 2 test number	5 ab	6 ab	7	8a	10 ab	12	13	15	16	18 ab	19	20	21	22	23	24	25	26	27	28			
Name of test Type of change	нтог	WHTOL	TC	PTC	HBM/CDM	đ	TS	WF	SM	RSH	as	РLТ	DEW	H2S	FMG	TR	WBP	WBS	SQ	Ŀ	TSK	PA	Remarks
EQUIPMENT Production from a new equipment/tool which uses a different basic technology						_	5	7		G	Qualif	icatio	on eff	ort de	epend	ds on	type	of cl	nang	ə.			
Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.						in the second se				C	Qualifi	icatio	on eff	ort de	epend	ds on	type	of cl	nang	ə.			
Change in final test equipment type that uses a different technology					•						т											•	Gage R&R / delta correlation
TEST FLOW Move of all or part of electrical wafer test and/or final test to a different not previously released location/site/subcontractor Q-GATE	в	•	•	в	•					•	т	в					в	в	в		в	•	Gage R&R / delta correlation; addtional specification check
Change of the test coverage/testing process flow used by the supplier to ensure data sheet compliance (e.g. elimination/addition of electrical measurement/test flow block; relaxation/enhancement of monitoring procedure or sampling)																							
																					Ŋ	7	1

# Automotive Electronics Council -Component Technical Committee

	E	6	-	-	-	10	-	<b>r</b>					18					_					1	-	-	
Table 2 test number	5 ab	6 ab	7	8a	9	ab	12	13	14	14	16	17	ab	19	20	21	22	23	24	25	26	27	28			
Name of test	High Temperature Operating Life	Wet High temperatur Operating Life	Temperature Cycling	Power Temperature Cycling	Low Temperature Operating Life	ESD Characterization	Physical Dimensions	Terminal Strenght	Constant Acceleration	Vibration Variable Frequency	Mechanical Shock	Hemeticity	Resist. to Solder Heat	So Iderability	Pulse Life Test	Dew Test	Hydrogen Sulphide	Flow Mixed Gas Corosion	Thermal Resistance	Wire Bond Strength	Wire Bond Shear	Die Shear	Leadfree	Thermal Shock	Parameter-Analysis: Comparison of current with	
Type of change	нтог	WHTOL	5	РТС	LTOL	HBM/CDM	æ	TS	CA	WF	SM	ĦĦ	RSH	sD	PLT	Dew	H2S	FMGC	TR	WBS	BS	SQ	5	TSK	PA	Remarks
ANY																				_						
Any change with impact on agreed upon contractual agreements																										
Any change with impact on technical interface or processability/manufacturabiliy of customer			т										S,T													
DATA SHEET																									_	
Change of datasheet parameters/electrical specification (min./max./typ. values) and/or Pulse/DC specification	E	E	E		E	E							s		E				Е						E	
Correction of data sheet																										
Specification of additional parameters																									•	Formalism since this is not a product change, any addtional information.
DESIGN Design changes in epitaxy.	•	•		•		•		-				1	-	_	•	н									•	
Design changes in routing/layout.	•	•	•	•									•		•	м	м	м		в	в	D,M		B, D,M	•	TR might be considered for complex die bond technologies
Die shrink	•	•	•	•	•	•							•		•				•	в	в	•			•	
Laser package (except leadframe, but including internal components)	•	•	•	•	•		•	3	•	•	•	4	•	т		D	D	D	L	в	в	D		•	•	
Design of leadframe	٠	٠	•	•		•	•	3	٠	٠	٠	4	•	Т					•	В	В	D	2	•	•	
PROCESS - WAFER PRODUCTIO	N	1									1	1			1	6.4							1			
New / change of wafer substrate or	•	P, V	Р	•		Р							•		•	P, V	Р	Р	•			•		Р	•	
carrier material Wafer diameter	•	v				Р			_				•		-				•						•	
New final wafer thickness	•	P, V	•	•		Р									•				٠	В	В	٠			•	
Change of electrically active	•	C, V		с		•													•							
doping/implantation element	-		-										<u> </u>			ΓV										
Change of stacking New / change of metallization	•	V	F	•		•							X		•	F, V									•	
(specifically chip frontside)	•	v	•	•		M,B									•	M, V	м	М		•	•			в	•	
New / change of metallization	•	v	•			D,M							•		•	D,M,V	D,M	D,M	D,M			•		D,M	•	
(specifically chip backside) Change in process technique (e.g. significant process changes like lithography, etch, oxide deposition, die back surface preparation/backgrind,) Present theorety To the within		<u> </u>	ļ	<u> </u>	ļ							Qua	lificat	ion e	ffort	depei	nds c	on typ	be of	chan	ge.		<u> </u>	<u> </u>	<u> </u>	
Process Integrity: Tuning within specification							K																			
Change of material supplier with no impact on agreed specifications					$\langle$		N.					Qua	lificat	ion e	ffort	depei	nds c	on typ	be of	chan	ge.					
Change of specified wafer process sequence (deletion and/or additional process step)		(		<b>-</b>			T	1	Qu	alific	ation	effor		ends					PPA	P ha	s to I	be up	odate	d.	1	
New / change of facet passivation Change in die coating or	•	V	•	·	•	•	-	⊢		-	-		•	$\vdash$	•	V	P,V	P,V	$\vdash$			<u> </u>			┣—	
passivaton	•	v	•	Р		Ρ										P,V	P,V	P,V		Ρ	Ρ				•	
New wafer production location or transfer of wafer production to a different not previously released	•	v	•												•				J	•	•	•				
location/site/subcontractor Wafer diameter	•	v				Р							•		•				•						•	

### Table 3b: Process Change Guideline for Lasers

# Automotive Electronics Council -Component Technical Committee

Toble Otest much	5	6		1		10						_	18											1	1	
Table 2 test number	ab	ab	7	8a	9	ab	12	13	14	14	16	17	ab	19	20	21	22	23	24	25	26	27	28			ļ
Name of test		z				HBM/CDM																				Remarks
Type of change	нтог	WHTOL	2	ЪТС	5	BM	8	TS	CA	WF	WS	HER	RSH	SD	ΡLT	Dew	H2S	FMGC	۴	WBS	BS	SQ	ц	ž	A	nemarks
PROCESS - ASSEMBLY		>		14		<u> </u>			0	~	<	<u> </u>	ш	05			·			>					14	
Change of leadframe/carrier base																										Explanation should be provided
material	Р	•	•	•				3	7				•	•		A	Α	A	P,1	•	•	•	Р			in case H2S test is not applicable
	<b>—</b>						-		_																-	H2S test should be considered
					515		1.12																			for automotive exterrior
Change of leadframe/carrier	Р	•	•	•									•	•		А	А	А	P,1	•	•	•				applications.
finishing material (internal)							8																			explanation should be provided in case H2S test is not
					-	1																				applicable
Change of lead and heat slug																										Explanation should be provided
plating material/plating thickness (external)	Р	к	•				1						•	•		Α	Α	Α	P,1				к			in case H2S test is not applicable
Bump Material / Metall System	•	•	•													w	w	w				•				appricable
(internal)													•						•					Ľ		
Die attach material	•	•	•	•					Ν	Ν	N		•			N	Q	Q	•			•		N		Site audit for material change
									D		D						P.D	P,D						D		with impact on bond process
Change of bond wire material	•	P,D	•	•					U	D	D		•		•		P,D	P,D		•	•					(e.g. from Au to Cu)
Change in motorial for sub	$\vdash$																									recommended.
Change in material for sub- components (excluding Laser chip	ł																									
& Laser package related items)	l	Qualification effort depends on type of change.																								
with impact on agreed	ł																									
specifications Die Overcoat / Underfill	•	Р	•	•					Р	Р	Р		•		•		Р	Р	U			U		Р		
Change of mold	Ē		-	F									-		-				0			0				
compound/encapsulation/sealing	•	•		•			D	3	D	D	D	4	•	т	Ρ	Ρ	Ρ	Ρ	Ρ					Р		
material Change of conversion material	•	•	Y	•					Y	Y	Y		•		Р	Р	Р	Р	Y					Y		
Change of direct supplier for			P						P	P	P				P	P	P	P	P					P		
converter material	•	•	Р	•					Р	Р	Р		•		۲	Р	۲	Р	Р					P		
Change of converter process technology	•	•	Y	•					Y	Υ	Υ		•		z	z	z	z	Υ					Y	•	
Assembly of additional internal	<b>—</b>														<i>"</i>											I
components (e.g. lenses)												Qua	incat	ion e	mont	aepe	nas o	on typ	be of	cnan	ge.	$\mathbf{V}$				
Change of material and / or supplier of additional internal	ł											Qua	lificat	ion c	fort	dono	nda a	n tur	be of	aban	~					
components (e.g. lenses)	l											Qua	moa		non	uepe	103 0	ni typ		GHEIH	ye.					
Generation of hermeticity (e.g.																	X									
welding, gluing of transmissive	4		4	4					4	4	4	4	4			$\mathbf{\cdot}$	4	4		Ť				4		
window) Change of product marking	<u> </u>		0	-									т	т											-	
Change in process technique (e.g.,																										
die attach, bonding, moulding,	l											Qua	lificat	ion e	fort	depe	nds o	on typ	be of	chan	ge.					
plating, trim and form,)	l																									
Process Integrity: Tuning within																										
specification	$\vdash$													_												
Change of direct material supplier with no impact on specification																										See change of material.
Change of specified-assembly																										
process sequence (additional or	l											Qua	lificat	ion e	ffort	depe	nds o	on typ	be of	chan	ge.					
deletion of process step) New assembly location or transfer	⊢								_																	
of assembly to a different not	l											<b>•</b>			<i>«</i>											
previously released	l											Qua	incat	ion e	mont	aepe	nas o	on typ	be of	cnan	ge.					
location/site/subcontractor PACKING/SHIPPING					_	-1				<u></u>																
Inner Packing/shipping														-												
specification change						Р								т												
Outer Packing/shipping	1																									
specification change Change of labelling	<u> </u>	-	<u> </u>	┣—			<u> </u>	-	-		<u> </u>	$\vdash$		<u> </u>		<u> </u>	$\vdash$		$\vdash$				<u> </u>	┣—	⊢	
Dry pack requirement change																									1	
· · · · ·		•	<u> </u>	•	•											-			•						•	

## Table 3b: Process Change Guideline for Lasers (continued)

**Component Technical Committee** 

### Table 3b: Process Change Guideline for Lasers (continued)



# Automotive Electronics Council -Component Technical Committee

## Table 3c: Process Change Guideline for Photodiodes & Phototransistors

					10								<u> </u>							<b></b>		
Table 2 test number	5c	6c	7	8b	ab	12	13	15	16	18	19	21	22	23	24	25	26	27	28			
Name of test	High Temperature Reverse Bias	High Humidity High Temperature Reverse Bias	Temperature Cycling	Intermittend Operating Life	ESD Characterization	Physical Dimensions	Terminal Strenght	Vibration Variable Frequency	Mechanical Shock	Resist. to Solder Heat	Solderability	Dew Test	Hydrogen Sulphide	Flow Mixed Gas Corosion	Thermal resistance	Wire Bond Strength	Wire Bond Shear	Die Shear	Leadfree	Thermal Shock (for Robustness Validation only)	Parameter-Analysis: Comparison of current with changed device	
Type of change	HTRB	H <sup>3</sup> TRB	입	히	HBM/CDM	립	TS	VVF	SM	RSH	ß	Dew	H2S	FMGC	TR	WBS	BS	SO	비	TSK	PA	Remarks
ANY		1	1				r						1	1					1	1	-	1
Any change with impact on agreed upon contractual agreements																						
Any change with impact on technical interface or processability/manufacturabiliy of customer DATA SHEET			т							S,T												
Change of datasheet parameters/electrical specification (min./max./typ. values) and/or Pulse/DC specification	E	E	E		E					S					E						E	
Correction of data sheet																						_
Specification of additional parameters																X		2			•	Formalism since this is not a product change, any addtional information.
DESIGN																Ň		I				
Design changes in epitaxy.	•	•		•	•							Н				-					•	
Design changes in routing/layout.	•	•	•	•						•		м	м	м		в	в	D,M		B, D,M	•	TR might be considered for complex die bond technologies
Die shrink Component package (except leadframe)	•	•	•	•	•	•	3	v	v	•	Ť	D	D	D	• L	B B	B B	• D			•	
Design of leadframe	•	•	•	•	•	•	3	V	V	•	т				•	В	В	D	2	•	•	
PROCESS - WAFER PRODUCTIO																						1 
New / change of wafer substrate or carrier material	•	Ρ	Ρ	•	Р					·		Р	Ρ	Р	•			•		Ρ	•	
Wafer diameter	•	• P	-	<u> </u>	P	<u> </u>				•			<u> </u>		•	В	в		<u> </u>		•	
New final wafer thickness Change of electrically active	•	Р С	ŀ	• c	ſ	-			*				-	-					-	-	<u> </u>	
doping/implantation element	•		_		Ľ							-			•						•	
Change of stacking New / change of metallization	•	•	F •	•	• M,B	Ż	K					F M	м	м		•	•			в	•	
(specifically chip frontside) New / change of metallization (specifically chip backside)	•	•	•	•	D,M					•		D,M	D,M	D,M	D,M			•		D,M	•	
Change in process technique (e.g. significant process changes like lithography, etch, oxide deposition, die back surface preparation/backgrind,)							ļ	ļ	ļ	Qua	lificat	ion e	effort	depe	nds c	on typ	De of	chan	ge.	I	ļ	1
Process Integrity: Tuning within specification Change of material supplier with																						
no impact on agreed specifications Change of specified wafer process	Qualification effort depends on type of change.																					
sequence (deletion and/or add. process step)	Qualification effort depends on type of change. PPAP has to be updated.																					

联系方式:xuyi@beige-sh of 49 1391716567

# Automotive Electronics Council -Component Technical Committee

## Table 3c: Process Change Guideline for Photodiodes & Phototransistors (continued)

[	r	r - 1		r –	10									-	-				-	-	-	
Table 2 test number	5c	6c	7	8b	ab	12	13	15	16	18	19	21	22	23	24	25	26	27	28			
Name of test Type of change	HTRB	Hatre	2	미	HBM/CDM	뎹	TS	WF	WS	RSH	as	Dew	H2S	FMGC	뛰	WBS	BS	SO	비	TSK	PA	Remarks
PROCESS - WAFER PRODUCTIO		conti						-	8						<u> </u>				-	<u> </u>	<u> </u>	
passivaton	•	•	•	Р	Р							Ρ	Ρ	Ρ		Р	Ρ				•	
New wafer production location or transfer of wafer production to a different not previously released location/site/subcontractor	•	•	•		•	Concerne and				•					J	•	•	•			•	
Wafer diameter	٠	•			Р					٠					٠						•	
BARE DIE DELIVERIES New / change of front side	1	1		1	_			_	_				-	1	1	_	_		1	1	1	1
metallization	•	•	•	•	M,B							•	•	•	•	•	•			•		
New / change of backside metallization	•	•	•	•	D,M					•		•	•	•	•			•		•		customer application needs to be checked due to potential system voltage differences
Change of wafer setup or number																						
of dies on wafer. New final wafer thickness	•	Р	•	•	Р	•				•					•	В	В	•			•	
Change in coating or passivation	•	•	•	Р	Р					•		Р	Р	Р		Р	Р					
PROCESS - ASSEMBLY																						
Change of leadframe/carrier base	Р	•	•				3			•	•	А	A	A	P,1	•	•	•	Р		Г	Explanation to provide in case
material																						H2S test is not applicable Consider H2S test for exterior
Change of leadframe/carrier finishing material (internal)	Ρ	•	•	•						•	•	A	A	A	P,1	•	•	•				applications. Explanation to provide in case H2S test is not applicable
Change of lead and heat slug plating material/plating thickness (external)	Р	к	•			1				•	•	A	А	А	P,1				к		7	Explanation to provide in case H2S test is not applicable
Bump Material / Metall System	•	•	•	•						•		w	w	w	•					•		
(internal) Die attach material	•	•	•	•				N	N	•		N	Q	Q	•					N		
Change of bond wire material	•	P,D	•	•				D	D	•			P,D	P,D	X	ľ	•			D		Site audit for material change with impact on bond process (e.g. from Au to Cu) recommended.
Change in material for sub- components (excluding photodiode/transistor chip & package related items) with impact on agreed specifications											lificat	ion e	N	-	nds c	on typ	be of		ge.	Р		
Die Overcoat / Underfill Change of mold	•	Р	•	•					Р	•			Р	Р	U			U		Р		
compound/encapsulation/sealing material	•	•	•	•		D	3	D	D	•	Т	Ρ	Ρ	Ρ	Р					Р		
Change of product marking Change in process technique (e.g. die attach, molding, plating, trim & form,)			0	<u> </u>							T lificat	ion e	ffort	depe	nds c	on typ	be of	chan	ge.	<u> </u>	<u> </u>	
Process Integrity: Tuning within specification				-			5															
Change of direct material supplier with no impact on specification				K																		See change of material.
Change of specified-assembly process sequence (additional or deletion of process step)																						
New assembly location or transfer of assembly to a different not previously released location/site/subcontractor	Qualification effort depends on type of change.																					
X.																						

Component Technical Committee

### Table 3c: Process Change Guideline for Photodiodes & Phototransistors (continued)

Table 2 test number				1	10								_									
Name of test	5c	6c	7	8b	ab ∑	12	13	15	16	18	19	21	22	23	24	25	26	27	28	┣─	-	
	HTRB	Hatre			HBM/CDM			щ		표		≥	ω.	FMGC		WBS				×		Remarks
Type of change PACKING/SHIPPING	되	ла. П	입	힘	Ξ	립	TS	WF	SM	RSH	S	Dew	H2S	≥ L	뛰	Ň	BS	SO	비	TSK	A	
Inner Packing/shipping		<b>—</b>	<b>—</b>	<u> </u>	Р	4		-			т	<u> </u>	<u> </u>	<b>—</b>	<u> </u>		<b>—</b>	<b>—</b>	<b>—</b>	<u> </u>	Г	
specification change											'											
Outer Packing/shipping specification change				-	-	1.																
Change of labelling						2																
Dry pack requirement change EQUIPMENT			4		1																	
Production from a new			1																			
equipment/tool which uses a different basic technology										Qua	lificat	tion e	effort	depe	nds c	on typ	be of	chan	ge.			
Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.										Qua	lificat	tion e	effort	depe	nds c	on typ	oe of	chan	ge.			
Change in final test equipment type that uses a different technology					•						т										•	Gage R&R / delta correlation
TEST FLOW		I	I	L	I								L	I	L		L	L	L	<u> </u>		1
Nove of all or part of electrical wafer test and/or final test to a different not previously released location/site/subcontractor	в	•	•	в	•					•	т					в	в	в		в	•	Gage R&R / delta correlation; addtional specification check
Q-GATE		ļ	ļ		ļ	<u> </u>				<u> </u>		<u> </u>		I			I					
Change of the test coverage/testing process flow used by the supplier to ensure data sheet compliance (e.g. elimination/addition of electrical measurement/test flow block; relaxation/enhancement of monitoring procedure or sampling)															· ×	K-			N/		•	
			<u> </u>					~	8	2	1		R	X	>					1		I
X-TI				5			3															

Component Technical Committee

### Appendix 1: Definition of a Qualification Family

The qualification of a particular process will be defined within, but not limited to, the categories listed below. The supplier will provide a complete description of each process and material of significance. Valid evidence for the link between the data and the subject of qualification has to be provided by the supplier.

For parts to be categorized in a qualification family, they all must share the same major process and materials elements as defined below. For each qualification test, two or more qualification families can be combined if the reasoning is technically sound (i.e., supported by rationale clearly detailing similarity). All parts using the same process and materials are to be categorized in the same qualification family for that process and are acceptable by association when one family member successfully completes qualification with the exception of the device specific requirements of Section 4.2.

Prior qualification data 3 years old or newer obtained from a part in a specific family may be extended to the qualification of subsequent parts in that family provided the supplier can insure no process changes have been made.

For broad changes that involve multiple attributes (e.g., site, material(s), process(es)), refer to Section 2.2 that allows for the selection of worst-case test vehicles to cover all the possible permutations.

#### A1.1 Fab Process

Each process technology (e.g., LED, Photo Diodes, etc.) must be considered and subjected to stresstest qualification separately. No matter how similar, processes from one fundamental fab technology cannot be used for the other.

Family requalification with the appropriate tests is required when the process or a material is changed. The important attributes defining a qualification family are listed below:

#### A1.1.1 Wafer Fab Technology

- LEDs
- Phototransistors

Photo Diodes Laser Diodes

联系方式:xuyi@beige-sh com 1391716567

Component Technical Committee

A1.1.2 Wafer Fab Process - consisting of the same attributes listed below:

- Process flow
- Layout design rules
- Number of masks
- Basic epitaxial process (e.g., InGaN vs. InGaAIP)
- Lithographic process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)
- Etching process (e.g., dry vs. wet etching)
- Doping process (e.g., diffusion vs. ion implantation)
- Passivation/Coating material and thickness range
- Oxidation and deposition process and thickness range
- Front/back metallization material and thickness range
- Wafer bonding and lift off process

#### A1.1.3 Wafer Fab Site

#### A1.2 Assembly Process

The processes for each package type must be considered and subjected to stress-test qualification separately. For parts to be categorized in a qualification family, they all must share the same major process and material elements as defined below. Family requalification with the appropriate tests is required when the process or a material is changed. The supplier must submit technical justification to the user(s) to support the acceptance of generic data with package and die type, different than the device being considered for stress-test qualification. The important attributes defining a qualification family are listed below:

#### A1.2.1 Package Type

Examples include Radial, PLCC-x, Chip on Board, Chip Scale Package, etc.

- A1.2.2 Assembly Process consisting of the same attributes listed below:
  - Leadframe base material
  - Leadframe plating (internal and external to the package)
  - Die attach material/method
  - Wire bond material, wire diameter, and process
  - Plastic mold compound or other encapsulation material
  - Converter material/method

#### A1.2.3 Assembly Site

#### A1.2.4 Example

3 lots of a package family using any die structure that has the same die backside metallization will suffice for the following Qualification tests. It is highly desirable that two of the lots come from the maximum and minimum die size allowed by the package design rules.



Component Technical Committee

#### A1.3 Qualification of Multiple Families and Sites

When the specific product or process attribute to be qualified or re-qualified (i.e., via process, material or site change) will affect more than one wafer fab family or assembly family, the qualification test vehicles should be three lots of a single part type from each of the technology and package families that are projected to be most sensitive to the changed attribute with sample sizes split to include a minimum of 26 pieces from each of 3 assembly lots from each assembly / fab site.

Below is the recommended process for qualifying changes across many process and product families:

- a. Identify all products affected by the proposed process changes.
- b. Identify the critical structures and interfaces potentially affected by the proposed change.
- c. Identify and list the potential failure mechanisms and associated failure modes for the critical structures and interfaces. Conduct a risk assessment into potential failure mechanisms. Note that steps (a) to (c) are equivalent to the creation of an FMEA.
- d. Define the product groupings or families based upon similar characteristics as they relate to the technology process and package families and device sensitivities to be evaluated, and provide technical justification to document the rationale for these groupings.
- e. Provide the qualification test plan, including a description of the change, the matrix of tests and the representative products, which will address each of the potential failure mechanisms and associated failure modes.
- f. Robust process capability must be demonstrated at each site (e.g., control of each process step, capability of each piece of equipment involved in the process, equivalence of the process step-by-step across all affected sites) for each of the affected process step(s).

**Component Technical Committee** 

### Appendix 2: AEC-Q102 Certification of Design, Construction and Qualification

#### **Supplier Name:**

Date:

The following information is required to identify a part that has met the requirements of AEC-Q102. Submission of the required data in the format shown below is optional. All entries must be completed; if a particular item does not apply, enter "Not Applicable". This template can be downloaded from the AEC website at http://www.aecouncil.com.

	Item Name	Supplier Response
1.	User's Part Number:	
2.	Supplier Part Number/Generic Part Number:	
3.	Device Description:	
4.	Wafer/Die Fab Location & Process ID:	
	<ul> <li>a. Facility name/plant #:</li> </ul>	
	b. Street address:	
-	c. Country:	
5.	Wafer Probe Location:	
	<ul><li>a. Facility name/plant #:</li><li>b. Street address:</li></ul>	
	c. Country:	
6.	Assembly Location & Process ID:	
	a. Facility name/plant #:	
	b. Street address:	
	c. Country:	
7.	Final Quality Control (Test) Location:	
	<ul><li>a. Facility name/plant #:</li><li>b. Street address:</li></ul>	
	c. Country:	
8.	ESD-protective device	
•	a. Manufacturer:	
	b. Facility name/plant #:	
9.	Wafer/Die:	
	a. Wafer size:	
	<ul><li>b. Die family:</li><li>c. Die mask set revision &amp; name:</li></ul>	
10.	Wafer/Die Technology Description:	$\land$
	a. Wafer/Die process technology:	
	<ul><li>b. Substrate material</li><li>c. Number of mask steps:</li></ul>	
11.	Die Dimensions:	
	<ul><li>a. Die width:</li><li>b. Die length:</li></ul>	
	<ul><li>b. Die length:</li><li>c. Die thickness (finished):</li></ul>	
12.	Die (frontside) Metallization:	
	a. Die metallization material(s):	
	b. Number of layers:	
	c. Thickness (per layer):	
10	d. % of alloys (if present):	
13.	Die Passivation:	
	<ul><li>a. Number of passivation layers:</li><li>b. Die passivation material(s):</li></ul>	
	c. Thickness(es) & tolerances:	
I		

# Automotive Electronics Council -Component Technical Committee

14. Die Overcoat Material	
15. Die Prep Backside:	OT .
a. Die prep method:	
b. Die metallization:	
c. Thickness(es) & tolerances:	*
16. Die Separation Method:	
a. Kerf width (μm):	
b. Kerf depth (if not 100% saw):	
c. Saw method:	Single Dual
17. Die Attach:	
a. Die attach material ID:	
b. Die attach method:	
c. Die placement diagram:	See attached 🗌 Not available 🗌
17. Package:	
<ul> <li>Type of package (e.g., plastic, ceramic, unpackaged):</li> </ul>	
b. JEDEC designation (e.g. PLCC etc.):	
18. Mold Compound	
a. Mold compound supplier & ID:	
<ul> <li>Mold compound type:</li> </ul>	
c. Flammability rating:	UL 94 V1 🔲 UL 94 V0 🗌 🔨
d. Fire Retardant type/composition:	
e. Tg (glass transition temperature)(°C):	
f. CTE (above & below Tg)(ppm/°C):	CTE1 (below Tg) = CTE2 (above Tg) =
19 Encapsulation/Casting material:	
a. Encapsulation material supplier & ID:	
b. Encapsulation material type:	
c. Tg (glass transition temperature)(°C):	
d. CTE (above & below Tg)(ppm/°C):	
20. Wire Bond:	
a. Wire bond material:	
b. Wire bond diameter (mils):	.~~~
c. Type of wire bond at die:	を入
d. Type of wire bond at leadframe:	
e. Number of bonds over active area:	<u> </u>
21. Leadframe:	
a. Leadframe material:	
<ul> <li>Leadframe bonding plating composition:</li> </ul>	
c. Leadframe bonding plating thickness	
(μinch):	
d. External lead plating composition:	
e. External lead plating thickness (µinch):	
f External lead plating technology:	
22. Board Material:	
a. Board material supplier & ID:	
b. Board material type:	
c. CTE:	
23. Converter:	
a. Converter material supplier & ID:	
<ul> <li>b. Converter material type:</li> </ul>	

## Automotive Electronics Council -Component Technical Committee

<ul> <li>24. Thermal Resistance:</li> <li>a. θ<sub>Junction - Ambient</sub> °C/W (approx):</li> <li>b. θ<sub>Junction - SolderJoint</sub> °C/W (approx):</li> <li>c.</li> </ul>	30R
<ul> <li>25. Maximum Process Exposure Conditions:</li> <li>a. MSL @ rated SnPb temperature:</li> <li>b. MSL @ rated Pb-free temperature:</li> <li>J-STD-020x fulfilled:</li> </ul>	* Note: Temperatures are as measured on the center of the plastic package body top surface. at °C (SnPb) at °C (Pb-free)
Attachments:Die PhotoPackage Outline DrawingDie Cross-Section Photo/DrawingWire Bonding DiagramDie Placement Diagram	<ul> <li><u>Requirements:</u></li> <li>1. A separate Certification of Design, Construction &amp; Qualification must be submitted for each <u>part number</u>, wafer fab, and assembly location.</li> <li>2. Design, Construction &amp; Qualification shall be signed by the responsible individual at the supplier who can verify the above information is accurate and complete. Type name and sign below.</li> </ul>
Completed by: Date:	Certified by: Date:
Typed or Printed: Signature: Title:	SR. VZ

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

Component Technical Committee

#### Appendix 3: AEC-Q102 Qualification Test Plan

The supplier is requested to complete and submit the Discrete Optoelectronic Semiconductor Qualification Test Plan as part of the pre-launch Control Plan whenever qualification submission is required. Acceptance and subsequent sign-off of the plan will establish a qualification agreement between the user and the supplier determining requirements for both new parts and process changes prior to commencement of testing. Where "family" data is being proposed, the plan will document how the reliability testing previously completed fulfills the requirements outlined in this specification. An approved copy of the Qualification Test Plan shall be included with each qualification submission.

The test plan section of the form should detail ONLY the testing that will be performed on the specific part shown. For process change qualifications, multiple parts can be included on the same plan. Supporting generic or family data reports should be noted in the comment section and attached. When requesting use of generic or family data, attach a separate page detailing similarities or differences between parts referencing the criteria in Appendix 1. There must be valid and obvious links between the data and the subject of qualification.

The example below is provided to demonstrate how the Qualification Test Plan Form, found on the AEC website, should be used. In this case, a discrete part was chosen as being representative of a typical new part qualification requesting reduced component testing by including generic test data. The part comes from a supplier who previously qualified the package, assembly site, etc. This example is shown for illustration purposes only and should not limit any requirements from Table 1 herein.

Rev. A		Discrete Optoelectronic Semiconductor Qualification Plan										
	User P/N:	5317704	User Component Engineer:	A. Young 🗸								
	User Spec. #:	5317704-XX	General Specification:	AEC-Q102								
		Bruno's Best LED	Supplier Manufacturing Site:		stralia							
Supplie	er Generic P/N:		Required PPAP Subimission Date:									
Suppli	er Internal P/N:	EVE-2001	Family Type:									
		New device qualification										
							S.S					
Item	Test	Test Conditions	Remarks / Exceptions	Est. Start	Est. End	# Lots	per la					
1	TEST	per AEC Q-102 rev. A		1. Apr 16	5. Apr 16	all	all					
2	PC	per AEC Q-102 rev. A; MSL 2a		6. Apr 16	8. Apr 16	all	all					
3	EV	per AEC Q-102 rev. A	X	9. Apr 16	10. Apr 16	all	all					
4	PV	per AEC Q-102 rev. A		11. Apr 16	16. Apr 16	3	26					
5	HTOL1	per AEC Q-102 rev. A	Use attached generic data	20. Apr 16	8. Jun 16	3	26					
6	HTOL2	per AEC Q-102 rev. A; Ts=80 °; If=1500mA, Tj = 150 °		20. Apr 16	8. Jun 16	3	26					
7	WHTOL1	per AEC Q-102 rev. A	Use attached generic data	20. Apr 16	8. Jun 16	3	26					
8	WHTOL2	per AEC Q-102 rev. A; If= 50mA, delta Tj = 2K		20. Apr 16	8. Jun 16	3	26					
9	TC	per AEC Q-102 rev. A; condition 4		20. Apr 16	8. Jun 16	3	26					
			criteria									
P	arameter	Acceptance Criter	endix 5 if not specified else) ia	[	Remark							
Luminol		+/- 20% from initial value		If = 1000mA: T= 25 °								
	coordinates	+/- 0.01 from initial value		If = 1000 mA	/ -							
	Voltage	+/- 10% from initial value		If = 1000 mA								
	l Voltage	+/- 10% from initial value		If = 50mA; 1								
	l Voltage	light / no light		$T = -40^{\circ} \& 1$								
Visual	ronago	migration, corrosion, delamination, other		1 = 10 u 1	20							
Commer	nts:											
		all share same the same wafer and assembly processes										
		a for intensity is +/- 30%										
		terly reliability results for 2014 & 2015 on EVE2001										
5.	, and good	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,										
Dronaro	d by (supplier)		٨٥٥٢٥	ved by (user)			<u> </u>					
repare	Typed/Printed			ved by (user) vped/Printed			-					
	Signature			· ·			-					
	Signature			Signature Title								
	litie			itte								

\* Note: This plan is only an example and does not represent all the required tests in this document.

#### Figure A3.1: Example of AEC-Q102 Qualification Test Plan

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

联系方式:xuyi@beige-sh of 49 1391716567

Component Technical Committee

#### **Appendix 4: Data Presentation Format**

The supplier is required to complete and submit an Environmental Test Summary and Parametric Verification Summary with each Discrete Optoelectronic Semiconductor PPAP submittal. Figure A4.1 is an example of a completed Environmental Test Summary.

In addition, the supplier has to provide test data for each individual part if requested by the user. The individual test data should be provided in graphic format (individual data points). Other formats may be chosen if agreed mutually by user and supplier.

Figure A4.2 is an example of a completed Parametric Verification Summary. The format of both summaries shall be followed.

Soft copies of the formats may be found on the AEC website or is available upon request. Other equivalent formats are acceptable if approved by the user.

Supplier			User Part Number	Reason for	Qualificatio	n
Bruno's E	est LED		5317704	New device		
Name of	aboratory Part Description Report #				Report #	
Bruno's E	est LED Qua	al Lab	EVE2001 (CSP 3W)	BBL-2016-04-01		
Productio	on Site		Lot #	Date		
Sydney, /	Australia	1	BBL160001, BBL160002, BBL160003	01.04.2016		
Test #	AEC-Q102 Reference	Test Description	Test Conditions	# Lots	# Tested (each lot)	# Failed
2	2	PC	per AEC Q-102 rev. A; MSL 2a	3	26	0
3	3	EV	per AEC Q-102 rev. A	3	494	0
4	4	PV	per AEC Q-102 rev. A	3	26	0
5	5a	HTOL1	per AEC Q-102 rev. A; Ts=120 °; If=500mA, Tj = 150 °	3	26	0
6	5b	HTOL2	per AEC Q-102 rev. A: Ts=80 °: If=1500mA. Tj = 150 °	3	26	0
7	6a	WHTOL1	per AEC Q-102 rev. A, If=1400mA; Tj=150°	3	26	0
8	6b	WHTOL2	per AEC Q-102 rev. A: If= 50mA, delta Ti = 2K	3	26	0
9	7	TC	per AEC Q-102 rev. A; condition 4	3	26	0
10	-	LTSL	Internal spe: 1000h: -40°, no bias	3	26	0
			Failure criteria (according to AEC-Q102 Appendix 5 if not specified else)	 		
	Param	eter	Acceptance Criteria		Remark	
Luminous			+/- 20% from initial value	If = 1000mA: T= 25°		
Colour co	ordinates Cx	and Cy	+/- 0,01 from initial value	lf = 1000mA	A; T= 25°	
Forward v	/oltage		+/- 10% from initial value	If = 1000mA: T= 25°		
Forward v	/oltage		+/- 10% from initial value	If = 50mA;	T= 25 °	
Forward voltage			light / no light	$T = -40^{\circ} \& 120^{\circ}$		
Visual			migration, corrosion, delamination, other			
	Name	Bruno				
	Department	Quality 🔪				
Signature (signed)						

\* Note: This listing of test results is only an example and does not represent all the tests in this document.

#### Figure A4.1: Environmental Test Summary Example

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

## Automotive Electronics Council -Component Technical Committee

Supplier				User Part	Number					
Bruno's Bes	t LED			5317704						
Lot Number	r			Temperatu	ire					
BBL160001	(Test lot #	<i>#1)</i>		25 °C						
Test Name	Unit	Spec LSL	Spec USL	Min	MAX	MEAN	STD DEV	Cpk		
lv	mcd	1440	4000	2264	2486	2522	50,4	6,51		
Vf	V		3,8	3,3	3,3	3,3	0,02	15,2		
			E.							
							17			
						-				

Figure A4.2: Parametric Verification Summary Example

## Automotive Electronics Council Component Technical Committee

### Appendix 5: Minimum Parametric Test Requirements and Failure Criteria

For Table 2 Test #1 (Pre- & Post-Stress Electrical Test), the following electrical and optical parameters shall be used (as a minimum):

#### LEDs:

Parameter	Acceptance criteria	Remark					
Parameter to measure at room temperature							
Luminous flux or Intensity or Radiant power (whatever is appropriate)	Radiant power be acceptable only for some						
Color coordinates Cx & Cy or Dominant wavelength (for direct colors)	<ul> <li>+/- 0.01 according to initial value</li> <li>Note: +/- 0.02 may be acceptable for H2S &amp; FMG for some application (e.g., interior).</li> <li>Choice of range to be noticed in the test report.</li> <li>or</li> <li>+/- 2 nm according to initial value (for dominant wavelength)</li> </ul>	To measure at nominal rated current.					
Forward voltage Vf	+/- 10%						
Forward voltage V <sub>min</sub>	+/- 10%	To measure at minimum and maximum rated current. If no minimum drive current is specified, 10% of the nominal current should be chosen.					
Parameter	to measure at minimum & maximum t	emperature					
Forward voltage Vf	light / no light	To measure at nominal rated					

#### Laser Components:

Parameter	Acceptance criteria	Remark
Par	ameter to measure at room temperat	ure
Luminous flux or Intensity or radiant power (whatever is appropriate)	+/- 20% Note: +/- 30% or +/- 50% may be acceptable for some application. Choice of range to be noticed in the test report.	To measure at nominal rated
Color coordinates Cx & Cy or Dominant wavelength (for direct colors) Forward voltage Vf	+/- 0.02 according to initial value or +/- 2 nm according to initial value +/- 10%	current.
Forward voltage V <sub>min</sub>	+/- 10%	To measure at minimum and maximum rated current. If no minimum drive current is specified, 10% of the nominal current should be chosen.
Peak luminance (max. luminance over whole light emitting area) or Average luminance	Same variation as chosen for luminous flux (intensity, radiant power respectively).	For laser components with remote color conversion only. Applies only to HTOL, TC, PTC, VVF, MS, H2S, FMG. Parameter to be measured at nominal rated current on 3 samples before/after. Choice of measuring area (size and position) to be noticed in the test report.
Radiation characteristic (intensity over angle)	n.a.	For direct color laser only. Applies only to HTOL, TC, PTC, WHTOL. The radiation characteristic has to be measured before and after the stress test. Data must be provided if requested by the customer.
Degree of polarization	n.a.	For direct color laser only. Applies only to HTOL, TC, PTC, WHTOL. The degree of polarization has to be measured before and after the stress test. Data must be provided if requested by the customer.
Parameter t	o measure at minimum & maximum t	emperature To measure at nominal rated
Forward voltage Vf		

## 

Component Technical Committee

#### **Photodiodes:**

Parameter	Acceptance criteria	Remark	
Parar	neter to measure at room temperat	ure	
Photo current	+/- 25%		
Dark current	+ 100%	No light exposure	
Forward voltage	+/- 10%	No light exposure	
Forward voltage		· • • •	
Forward voltage	open / short		

#### **Phototransistors:**

Parameter	Acceptance criteria	Remark
	meter to measure at room tempe	rature
Collector Light Current I <sub>CA</sub>	+/- 25%	No light exposure.
Collector Emitter Breakdown Voltage V <sub>(BR)CE0</sub>	+/- 20%	No light exposure. Functional limit: 95% from min. value specified in component datasheet.
Parameter to	measure at minimum & maximur	m temperature
V <sub>CE</sub> & V <sub>BE</sub>	open / short	

Component Technical Committee

#### Appendix 6: Destructive Physical Analysis (DPA)

#### A6.1 Description

The purpose of this examination is to determine the capability of a device's internal materials, design, and workmanship to withstand forces induced by various stresses induced during environmental testing.

#### A6.2 Equipment:

- a. Optical microscope having magnification capability of up to 50X
- b. De-capsulation equipment
- c. Cross section equipment

#### A6.3 Procedure:

- a. Parts selected for this test must have successfully completed environmental testing as defined in Table 2, respectively Table 3a-c (Process Change Guidelines for the Selection of Tests) of AEC-Q102.
- b. The parts shall be opened or de-capsulated in order to expose the internal die/substrate and determine the extent of any mechanical or chemical damage. The process used to de-capsulate the device must insure that it does not cause degradation of the leads and bonds. The internal die or substrate must be completely exposed and free of packaging material.
- c. The devices shall be examined under a magnification of up to 50X to the criteria listed in Section A6.4, herein.
- d. A cross section shall be done to analyze critical die structures (e.g., metallization layers, die attach, etc.), wire bonding connection and further critical internal component structures.
- e. Failed devices shall be analyzed to determine the cause of the failure. A Failure Analysis Report documenting this analysis shall be prepared on all failures. If the analysis shows that the failure was caused by the package opening process, the test shall be repeated on a second group of parts.
- f. Risk evaluation shall be done for failed devices and reported to the customer. Generic data, additional reliability tests and/or common literature may be used.

#### A6.4 Failure Criteria:

Devices shall be considered failed if they exhibit any of the following:

- a. Visible evidence of non-conforming to the devices' Certificate of Design, Construction and Qualification.
- b. Visible evidence of corrosion, contamination, delamination or metallization voids.
- c. Visible evidence of die/substrate cracks or defects (e.g., scratches, glassivation, etc.).
- d. Visible evidence of wire, die, or termination bond defects.
- e. Visible evidence of dendrite growth or electromigration.

Component Technical Committee

#### Appendix 7: Guidance on Relationship of Robustness Validation to AEC-Q102

#### A7.1 SCOPE

Successful completion of the test requirements in Table 2 allows the claim to be made that the part is AEC Q102 qualified. Additional testing may be agreed between Component Manufactures and Tier 1 Component Users depending on more demanding application environments. To address these more stringent conditions, application based Mission Profiles may be used for a reliability capability assessment.

A mission profile is the collection of relevant environmental and functional loads that a component will be exposed to during its use lifetime.

#### A7.1.1 Purpose

This appendix provides information on an approach that can be used to assess the suitability of a component for a given application and its mission profile for unique requirements. The benefit of applying this approach is that, in the end, the reliability margin between the component (specification) space and the application (condition) space may be shown.

- Section A7.2 demonstrates the relation between AEC-Q102 stress conditions / durations and a typical example of a set of use life time and loading conditions.
- Section A7.3 describes the approach, supported by flow charts, which can be used for a reliability capability assessment starting from a mission profile description.

#### A7.1.2 References

- SAE J1879/J1211/ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications
- JEDEC JEP122 Failure Mechanisms and Models for Semiconductor Devices

#### A7.2 BASE CONSIDERATIONS

#### A7.2.1 Use Lifetime and Mission Profile

The use lifetime assumptions drawn here are an example used for demonstration purpose only. Many typical mission profiles will differ in one or more characteristics from what is shown below.

- service lifetime in years
- engine on-time in hours
- engine off time { idle} in hours
- non-operating time in hours
- number of engine on-off cycles
- service mileage

The mission profile itself is generated by adding information on thermal, electrical, mechanical and any other forms of loading under use conditions to the above lifetime characteristics. Examples of these and how they relate to the test conditions in Table 2 are shown in Table A7.1.

#### A7.2.2 Relation to AEC-Q102 Stress Test Conditions and Durations

The basic calculations in Table A7.1 for each of the major stress tests demonstrate how one can derive suitable test conditions for lifetime characteristics based on reasonable assumptions for the loading. Caution should always be taken on use of excessive test conditions beyond those in Table 2, because they may induce unrealistic fail mechanisms and/ or acceleration.

联系方式:xuyj@b**Bage\_42**1.**of**\_**49** 1391716567

Component Technical Committee

#### A7.3 METHOD TO ASSESS A MISSION PROFILE

This section demonstrates how to perform a more detailed reliability capability assessment in cases where the application differs significantly from existing and proven situations:

- Application has a demanding loading profile
- Application has an extended service lifetime requirement
- Application has a more stringent failure rate target over lifetime

These considerations may result in extended test durations. In addition, there may be components manufactured in new technologies and/or containing new materials that are not yet qualified. In such cases, unknown failure mechanisms may occur with different times-to-failure which may require different test methods and/or conditions and/or durations.

For these cases, two flow charts are available to facilitate both Tier 1 and Component Manufacturing in a reliability capability assessment:

- Flow Chart 1 in Figure A7.1, describes the process at Component Manufacturer to assess whether a new component can be qualified by AEC-Q102.
- Flow Chart 2 in Figure A7.2, describes (1) the process at Tier 1 to assess whether a certain electronic component fulfills the requirements of the mission profile of a new Electronic Control Unit (ECU); and (2) the process at Component Manufacturer to assess whether an existing component qualified according to AEC-Q102 can be used in a new application.

For details on how to apply this method, please refer to SAE J1879, SAE J1211 and/or ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications.

In summary, the flow charts result in the following three clear possible conclusions:

- [A] AEC-Q102 test conditions do apply.
- [B] Mission Profile specific test conditions may apply.
- [C] Robustness Validation may be applied with detailed alignment between Tier1 and Component Manufacturer.

In addition, not shown in the flow charts, the expected end of life failure rate may be an important criterion. Regarding failure rates, the following points should be considered:

- No fails in 78 devices (26 devices from 3 lots) are applied as pass criteria for the major environmental stress tests. This represents an LTPD (Lot Tolerance Percent Defective) = 3, meaning a maximum of 3% failures at 90% confidence level.
- This sample size is sufficient to identify intrinsic design, construction and/or material issues affecting performance.
- This sample size is NOT sufficient or intended for process control or PPM evaluation. Manufacturing variation failures (low ppm issues) are achieved through proper process controls and/or screens such as described in AEC-Q001 and -Q002.
- Three lots are used as a minimal assurance of some process variation between lots. A monitoring process has to be installed to keep process variations under control.
- Sample sizes are limited by part and test facility costs, qualification test duration and limitations in batch size per test.

**Component Technical Committee** 




Figure A7.1: Flow Chart 1 – Reliability Test Criteria for New Component

Component Technical Committee




Figure A7.2: Flow Chart 2 – Assessment of Existing, Qualified Component

**Component Technical Committee** 

#### Table A7.1: Example Calculations for AEC-Q102 Tests for Discrete Devices

Loading	Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in $^{\circ}$ C)	Model Parameters	Calculated Test Duration	Q102 Test Duration
Operation	t <sub>u</sub> = 12,000 h (average operating use time over 15 years) T <sub>u</sub> = 100 ℃ (average junction temperature in use environment)	High Temperature Operating Life (HTOL) or High Temperature Reverse Bias (HTRB)	T <sub>t</sub> = 150 °C (junction temperature in test environment)	Arrhenius $A_{t} = \exp\left[\frac{E_{a}}{k_{B}} \bullet\left(\frac{1}{T_{u}} - \frac{1}{T_{t}}\right)\right]$ Also applicable for High Temperature Storage Life (HTSL)	$\begin{split} &E_{a}=0.7\;\text{eV}\\ &(\text{activation energy; }0.7\;\text{eV is a}\\ &\text{typical value, actual values}\\ &\text{depend on failure mechanism and}\\ &\text{range from -0.2 to }1.4\;\text{eV})\\ &k_{B}=8.61733\;\text{x}\;10^{-5}\;\text{eV/K}\\ &(\text{Boltzmann's Constant}) \end{split}$	$t_t = 916 h$ (test time) $t_t = \frac{t_u}{A_f}$	1000 h
-sh.com 1	<ul> <li>n<sub>u</sub> = 54,750 cycles</li> <li>(number of engine on/off cycles over 15 years of use)</li> <li>ΔT<sub>u</sub> =70 K (average thermal cycle temperature change in use environment)</li> </ul>	Temperature Cycling (TC)	$\Delta T_t = 205 \text{ K}$ (thermal cycle temperature change in test environment: -55 °C to 150 °C)	Coffin Manson $A_{f} = \left(\frac{\Delta T_{i}}{\Delta T_{u}}\right)^{m}$	m = 4 (Coffin Manson exponent; 4 is to be used for cracks in hard metal alloys, actual values depend on failure mechanisms and range from 1 for ductile to 9 for brittle materials)	$n_{t} = 744 \text{ cycles}$ (number of cycles in test) $n_{t} = \frac{n_{u}}{A_{f}}$	1000 cycles
Thermo- mechanical	$n_u = 54,750$ cycles (number of engine on/off cycles over 15 years of use) $\Delta T_u = 55$ K for solder die attach (average thermal cycle temperature change in use environment)	Intermittent Operational Life (IOL)	∆T <sub>t</sub> =100 °C (thermal cycle temperature change in test environment: 25 °C to 125 °C)	Coffin Manson $A_{f} = \left(\frac{\Delta T_{t}}{\Delta T_{u}}\right)^{m}$ Also applicable for Power Temperature Cycle (PTC) Remark: The use of a Coffin- Manson model may not be appropriate to reflect time dependence of material behavior.	m = 2.5 (Coffin Manson exponent; 4 is to be used for cracks in hard metal alloys, actual values depend on failure mechanisms and range from 1 for ductile to 9 for brittle materials)	n <sub>t</sub> =12,283 cycles (number of cycles in test) $\mathcal{N} = \frac{n_u}{A_f}$	1000 cycles

Component Technical Committee

## Table A7.1: Example Calculations for AEC-Q102 Tests for Discrete Devices (continued)

Loading	Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in °C)	Model Parameters	Calculated Test Duration	Q102 Test Duration
Humidity	Engine Non-operating: $t_u = 119,400$ hours (average engine off time over 15 years) RH <sub>u</sub> = 75 % (average relative humidity in off mode) T <sub>u</sub> = 30 °C (average junction temperature in engine off mode) 391716567	Wet High Temperature Operating Life (WHTOL) or High Humidity High Temperature Reverse Bias (H <sup>3</sup> TRB)	RH <sub>t</sub> = 85% (relative humidity in test environment) T <sub>t</sub> = 85 °C (ambient temperature in test environment)	Hallberg-Peck $A_{f} = \left(\frac{RH_{t}}{RH_{u}}\right)^{p} \cdot \exp\left[\frac{E_{u}}{k_{B}} \cdot \left(\frac{1}{T_{u}} - \frac{1}{T_{t}}\right)\right]$	p = 3 Reference Hallberg-Peck (1991) $E_a = 0.9 \text{ eV}$ Reference Hallberg-Peck (1991) $k_B = 8.61733 \times 10^{-5} \text{ eV/K}$ (Boltzmann's Constant)	$T_t = 413 \text{ h}$ $t_t = \frac{t_u}{A_f}$	1000 h

Component Technical Committee

#### Appendix 7a: Reliability Validation for LEDs

The progress in LED lighting technology is rapid. It is getting more and more common, that new kind of LED types and technologies are developed in parallel with lighting application. This makes it sometimes difficult to follow the Robustness Validation approach, described in Appendix 7.

For LEDs the use lifetime strongly depends on the kind of application. So interior lighting mostly has different requirements compared to exterior rear and exterior front lighting application. In addition also application for trucks may have different requirements compared to the majority of personal cars. The matrix here is seen to be a typical set of longtime reliability tests safeguarding the various lifetime reliability requirements. If reliability cannot be proven by the classical Robustness Validation approach, this set of tests can be chosen alternatively.

Test	Condition	RV-level 2	RV-level 1	RV-level 0
	Per AEC-Q102	Extreme long life	Long life exterior	Interior and
	FERALC-QT02	exterior	Long me extend	normal life exterior
HTOL 1	See test 5a	10000 hours	4000 hours	1000 hours
HTOL 2	See test 5b	10000 hours	4000 hours	1000 hours
PTC	See test 8	2500 cycles	2500 cycles	1000 cycles

Note:

Sample size:30 parts (3 lots 10 pcs. each)Failure criteria:0 failures acc. to AEC-Q102 Appendix 5 allowed

RV level 1 & 2 are additional tests for robustness evaluation only. Passing tests, defined in Table 2 of base document AEC-Q102, (RV-level 0) qualifies the part already to AEC-Q102.

Especially but not limited for RV1 & RV2 it is strongly recommended to determine failure modes and acceleration parameter by the help of overstress tests. The following tests, derived from SAE/USCAR-33, are recommended:

- High Temperature Operating Life
   Tj = max. specified Tj +15 °C (Tj +30 °C for Low and Mid Power LEDs < 1 W)</li>
   I<sub>F</sub> = 1.25x max. specified I<sub>F</sub> (I<sub>F</sub> = 1.5x for Low and Mid Power LEDs < 1 W)</li>
- High Humidity & Temperature Operating Life
   85 ℃ 85% RH ambient
   I<sub>F</sub> = 1.25x max. specified I<sub>F</sub> (I<sub>F</sub> = 1.5x for Low and Mid Power LEDs < 1 W)</li>
- Power Temperature Cycle  $T_s = -40$  °C to 125 °C 10 min dwell, 20min transfer time 2 min power ON / OFF each  $I_F = 1.3x$  max. specified  $I_F$  ( $I_F = 1.5x$  for Low and Mid Power LEDs < 1 W)
- Temperature Shock
   -55 °C/150 °C liquid/liquid
   15min dwell, <10 s transfer time</li>

Sample size: 78 parts (3 lots 26 pcs. each) Stress duration: 50% of samples size failed, 1500 hours / cycles maximum Perform Pre- and Post-Stress Electrical and Photometric Test and Pre-conditioning per AEC-Q102 For failure criteria, follow AEC-Q102 Appendix 5 Destructive Physical Analysis (DPA) shall be performed on 2 (failed) parts each test

## 联系方式:xuyi@bpage-48 of 49 1391716567

Component Technical Committee

## **Revision History**

- Rev # Date of change Brief summary listing affected sections
  - Mar. 15, 2017 Initial Release.

